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Abstract 
This thesis covers many of the issues involved with the design of high dynamic range 
capacitive sensors. Several topologies for the drive electronics have been investigated. 
Specifically, a noise model has been developed for each of the topologies. The design of a 
displacement transducer system capable of Angstrom resolution over a 100 micron travel 
range is presented. The system includes a 20-bit AD converter with a 1 kHz sampling rate. 
An experimental prototype has been constructed and has demonstrated a very low noise 
output. With the variable capacitance located on the circuit board with the drive electronics, 
a noise floor of around 5 microvolts nns in a .1 to 300 Hz bandwidth has been 
demonstrated. With a 20 volt total output range, this gives a useful dynamic range of 
around 106: 1. If thc variable capacitance is located at the end of a cable, the broadband 
noise is relatively unchanged, but the low frequency drift is increased. 
The complete displacement sensor system exhibits a nonlinearity of less than .5% of the full 
scale reading. Remaining issues that need to be addresses are: a large amount of line 
frequency noise is present in the output and a relatively large low frequency drift is present. 
The low frequency drift is believed to be related to variations in the cable used to connect the 
probe to the circuit board. 
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1 Introduction 
1 1  Overview 
Capacitive sensors are a popular means of detecting displacements witho~lt making 
physical contact with the object being sensed [ADE 881. These sensors operate on the 
principle that the capacitance between two conductors varies as their relative positions 
change. Some features that make capacitive sensing attractive are: no physical contact is 
required, the forces exerted on the device are electrostatic in nature and can be made very 
srnal:, and finally extreme sensitivity may be realized. Systems have been constructed that 
give a full scale output for f 10 aF (10-18 F) deviations from the nominal capacitance value 
[Jones 881. 
Capacitive sensors have been successfully used in a wide variety of applications 
including: medical instrumentation [Ramachandran 901, measuring machine spindle errors 
[Chapman 851, determining silicon wafer flatness [ADE 881, tiltmeters [Jones 881, and 
position control systems [Trumper 901. 
1.2 Immediate Application 
The system presented in this thesis will be used as the position sensing element in 
an Angstrom (A) resolution motion control system being developed by Pnofessor Trumper 
at the University of North Carolina, Charlotte (UNCC). The target specifications for the 
UNCC system include 1 A control with a LOO pm range of travel. This 1@:1 dynamic 
range places rather stringent requirements on the electronics. As the suspension system will 
ultimately be controlled with a digital controller, the position sensors need to provide a 
digital output. In order for the sensors to work with the proposed feedback loop, they must 
have a 1 millisecond. or less conversion time. Although the system needs to have a noise 
floor of less than 1 A. an absolute accuracy o f f  .5 A is not required. 
The system developed in this thesis is targeted for one specific application, however, 
the models presented should be of use in the design of other capacitance based 
instrumentation systems. 
1.3 Project Goals and Target Specifications 
The goal of this thesis is twofold. The first goal is to design and implement a very 
low noise capacitive displacement sensor. The second goal is to develop models that will 
predict the noise performance of a capacitive gauging system. Obtaining an accurate model 
will allow others to optimize a circuit for thcir specific application. In addition noise models 
will help the designer evaluate which approach is most suited to their application. 
Target speciifications for the system are listed in Figure 1.3- 1. The dynamic range 
requirement is of primary concern as a comparable system is not commercially available. 
Additionally, the reguired A/D converter is faster than available 20-bit converters. 
I I 1 
Bandwidth 
Digital Output 20-bits at a 1 kHz sample 
Specification 1 Goal 
Dynamic Range f 10 Volt output range 
S 20 pVRMS noise (. 1-108 
2 Probe Geometries 
2.1 Basic Principle 
Capacitive position sensors work on the principle that the capacitance between two 
conducting objects is a function of their relative positions. A parallel plate capacitor is 
shown below in Figure 2.1- 1. In the case where the distance, d, bctween the conductors is 
small compared to the conductor dimensions, the fringing fields can be neglected and the 
capacitance is approximately given by 
where E is the pennitivity of the dielecmc, A is the plate area, and d is the distance between 
the plates. 
-re 2.1- 1 : Parallel Plt&Q,pacitor 
It is evident ftom (2.1-1) that by measuring the capacitance between the two conductors, the 
displacement may be calculated if the area and permitivity are known. Alternatively, the 
overlapping area may be calculated from the capacitance if the displacement and the 
permitivity are known. While useful as a starting point, the simple parallel plate capacitor is 
usually not suitable for capacitive sensing without some modifications. 
2.2 Guarding and Shielding 
In the previous section, a parallel plate capacitor in free space was examined 
ignoring fringing fields. The uniform electric field lines that result when a voltage is applied 
to the sensor are shown in Figure 2.2-1. 
I cable 
Fieure 2.2-1: Probe With Uniform Electric Fields 
When the metal probs housing and fringing fields are considered, the electric fields are 
more closely represented by Figure 2.2-2. As the distance between the plates becomes 
comparable to the dimensions of the plates, the fringing fields become significant. The 
1 presence of these fields causes to no longer be a linear function of distance. 
probe probe 
ho ing cable hou ing 
"ii "1 
Fieure 2.2-2: Probe With Frinving Fields 
Another perhaps more significant feature of the sensor shown in Figure 2.2-2 is the 
sensitivity of the measured capacitance to the presence of any nearby conductors such as the 
probe housing. The effects of the additional fields are modeled by the circuit in Figure 2.2- 
3. 
&JUE 2.2-3: Circuit Model show in^ Parasitic C~acitancg 
By surrounding the active probe and the wire that attaches to it by a guard which is driven 
with the same signal as the probe, the effects of nearby objects other than the target are 
ideally eliminated. In addition, the uniform field approximation for the probe is made better. 
A guarded probe and its associated electric fields are shown in Figure 2.2-4. 
cable- 
e 2.2-4: Guarded Probe 
The circuit in Figure 2.2-5 illustrates the effect of adding the guard. 
Cparasi tic 
- l  
* 
-re 2.2-5: Guarded Probe Circuit Model 
2.3 Practical Geometries 
Many different probe geometries have been reported in the literature, A few of the 
more popular structures will be examined here. For a more detailed field analysis of various 
structures, the reader is referred to [Bertone 901, [Fertner 881, [Klaassen 821, and [Icosel 
811. A detailed treatment of fringing fields is given by [Scott 391. 
3.3.1 Linear Displacement Probes 
A linear displacement probe that has enjoyed much commercial success is shown 
below in Figures 2.3.1-1 and 2.3.1-2. This probe is intended to measure changes in the 
distance from the active area to the grounded target. 
nded Probe Housing 
tive Probe Area 
2.3.1 - 1 : Linear Dis~lacement Probe--Fron t View 
-re 2.3.1-2: Linear Dimlacement Probe--Side View 
A probe of this type is used as the transducer in this thesis. 
Other geometries exist which are intended to respond to changes in the area of 
overlap between two conductors rather than changes in the distance between them. One 
such transducer is shown below in Figure 2.3.1-3. 
Fixed Electrode 
I, Movabls Electrode 
2.3.1-3: Sliding Probe 
The two electrodes in the sliding probe may either be planar, or more typically, coaxial. 
Note that for a probe of this type, the displacement of interest gives rise to a change in the 
area, A, in (2.1- 1). The importance of this relation is thst the capacitance is linearly related 
to the displacement as opposed to inversely related a,: is tile case for the probe shown in 
Figure 2.3.1-1. 
Another variation of the linear displacement probe is the periodic structure reported 
by [Klaasscn 821 shown below in Figure 2.3.1-4. The fixed electrodes are driven by 
ground referenced ac voltage sources having the relative phase shifts indicated. 3y 
monitoring the phase of the voltage appearing between the moving probe and ground, the 
probe location may be determined. The output of the transducer as a function of 
displacement is periodic. If appropriate circuitry to keep track of how many periods the 
probe has moved through is included, very wide ranges of motion may be detected by 
simply adding more fixed electrodes. 
moving 
fixed 
electrodes 
* a * .  
w e  2.3.1-4: Periodic Robe Structure 
2.3.2 Rotational Displacement Probes 
In addition to detecting linear displacements, capacitive transducers may be used to 
measure rotational changes. One such transducer, known as a linear rotary differential 
capacitance transducer (LRDC) [Peters 921, is shown below in Figures 2.3.2-1 and 2.3.2-2. 
In this transducer, two probes like the one shown in Figure 2.3.2-1 are constructed. The 
probes are then mounted on opposing shafts as shown in Figure 2.3.2-2. The four 
conductors now form the capacitive bridge shown in Figure 2.3.2-3. By applying an ac 
voltage between the conductor on one of the probes and measuring the amplitude of the ac 
voltage appearing between the conductors of the other probe, the angle between the probes 
may be determined. 
Figure 2.3.2- 1 : Rotational Capacitive Probe 
Figure 2.3.2-2: LRDC 
Eleyre 2.3.2-3: LRDC Bridge Circuit 
2.4 Summary 
Several probe structures have been briefly examined. Probes may be designed to 
yield a capacitance that is either linearly or inversely related to the displacement of interest. 
When designing a probe, it is important to provide a means of guarding against stray 
capacitances. The probe used in this thesis closely resembles the linear displacement probe 
shown in Figures 2.3.1- 1 and 2.3.1-2. 
3 Probe Drive Circuitry 
3.1 Overview 
A wide variety of drive circuits have been used with capacitive transducers. [Huang 
881 gives a good overview of various approaches. It is often desirable to arrange the 
electronics in a way that allows one side of the probe capacitance to be grounded. Since a 
grounded target is required in this application, only those topologies which allow for that 
will be considered here. 
3.2 Variable Frequency Drives 
Various topologies that use the probe capacitance as the frequency determining 
element in an oscillator have been reported [Huang 881, [Cichocki 901, [Kudoh 9 11. A 
frequency counter is then used to obtain a voltage output. 
3.2.1 Relaxation Oscillator 
One possible oscillator is the relaxation oscillator shown below in Figure 3.2.1- 1 . 
-
probe 
I- 
target 
Figure 3.2.1- 1: Relaxation Oscillator Drive 
The cable capacitance and guard capacitance are effectively bootstrapped out by U2. 
Comparator U1 and resistors R1 and R2 form a Schmitt trigger. The output voltage, voUb 
swings between the positive and negative supply voltages, +Vs and -Vs. When vout is at 
R2 volts. At this +Vs, the probe capacitance charges through RM until it reaches +VSaR1 + R2 
time, the output of the Schmitt trigger switches to -Vs. Now the probe capacitance 
R2 volts. At this point, the Schmitt trigger discharges through RM until it reaches -VSeR1 + R2 
output returns to +Vs and the cycle repeats. The period of oscillation, T, can be found from 
Solving for T gives 
The frequency of oscillation is then given by 
Assuming that R1, R2, RM and the supply voltages are constant, the output frequency 
reduces to 
- 
k kd 
- 
f0,-- - = k'd 
C M  * 
A frequency counter may now be used to obtain a linear response from displacement, d, to 
the output. This circuit has the advantage of being conceptually simple and easy to 
implement. In addition, the response to variations in displacement is linear. 
Although this approach looks good on the surface, its potential for low noise 
instrumentation is limited. The period of oscillation depends strongly on the threshold 
levels of the Schmitt trigger. Unfortunately, the spectral density of the input voltage noise 
of a comparator is typically quite large. In addition the bandwidth is high. This 
combination leads to a large input noise voltage. To make matters worse, the positive 
feedback in the Schmitt trigger causes the comparator to respond to peaks in the noise 
voltage which may be 5-10 times as large as the RMS level of the noise. This leads to 
significant variations of the actual comparator threshold from period to period which in turn 
leads to noise at the output of the system. 
3.2.2 1,C Oscillator 
An alternative to the relaxation oscillator is an LC resonant oscil.lator. ~n this 
1 
approach, the frequency of oscillation will be proportional to - One disadvantage of this E 
1 type of approach is that the sensitivity of the frequency to changes capacitance is only 2 
This is shown by (3.2.2-1). 
The result of this is that a 1% change in displacement (or capacitance) only results in a 
0.5% change in the output. This leads to reduced resolution. Additionally, the output of the 
system does not vary linearly with the displacement. 
3.3 Transformerless Charge Pump 
The circuit shown below in Figure 3.3-1 can be used to generate a current or voltage 
that is propartiona.1 to the probe capacitance, CM, moberge 931. The drive voltage is a high 
frequency source that swings between 0 and Vs volts. By choosing the drive frequency to 
1 
1 be much greater than - m the ac voltage across the probe is essentially the same as the 
drive voltage ignoring the diode drops. On each cycle, CM is charged to 2 through Dl and 
subsquently discharged to through DI. The guard is driven through D3 and D4. The 
diodes are all located in the probe housing. 
target 
-re 3.3- 1 : Transformerless Pump Circuit 
The average current flowing through the diodes is simply the charge transferred each cycle 
multiplied by the drive frequency, fs. 
( i P )  = f .V,CM 
Since a capacitor can have no net average current through it in the periodic steady state, the 
average current must flow through the right hand inductor and through RF. ?'his produces 
an output voltage proportional to the probe capacitance. 
This circuit does not directly give an output that is linearly dependent on 
1 displacement, but rather one that is proportional to a Several methods are available to 
produce the desired linear output. The simplest method is to ignore the nonlinearity and 
directly use the output. From the Taylor series expansion given by (3.3-2), it is evident that 
for small deviations from the nominal displacement, this method can give satisfactory 
results. 
1 Another method is to send the output through a nonlinear network that approximates the ; 
function. This circuit may be based on translinear circuits or on a piecewise linear 
approximation. A third approach is to use a feedback loop that varies the drive voltage in 
such a way as to force the probe current to be equal to a reference current. Now the 
amplitude of the drive voltage is taken as the output. In this case, the drive voltage amplitude 
w2l be given by 
Yet another approach has bee11 described by [Roberge 901. This method involves a dual 
slope integrator in which a reference current is used during the up integration period and the 
probe current is used during the down integration. This approach is described in greater 
detail in section 4.2.3. 
3.3.1 Circuit Averaging 
The frequency response of the drive circuit must be examined for several reasons. 
The frequency response will determine how well the output will track a varying probe 
displacement. If a feedback loop is to be used to force a constant current, the dynamics of 
the system must be known in order to properly design the control loop. Finally, the noise 
perfonmince of the circuit will be closely linked to its frequency response. 
The analysis of the dynamic behavior of a linear time-invariant (LTI) circuit is a 
straightfoward task. When presented with a circuit containing nonlinear elements such as a 
transistor, the usual approach is to linearize the nonlinear element about their operating 
points and consider small variations in the circuit variables. Once the small signal model is 
obtained, standard linear circuit analysis techniques may be applied. In the case of the 
charge pump, the analysis is not as straightforward. The nonlinear elements in the circuit, 
the diodes, are operated in a very nonlinear manner. In this circuit in fact, they behave as an 
open circuit part of the time and as a short circuit part of the time. Given this, it is clear that 
a straightforward linearization is not possible with this circuit. Nonetheless, a dynamic 
model is required. 
In order to effectively analyze the circuit at hand, a few concepts must be reviewed. 
In section 3.3, it was shown that the average current flowing through the diodes in Figure 
3.3-1 is equal to the product of the amplitude of the drive, the drive frequency, and the probe 
capacitance. In the preceding analysis, the amplitude of the drive was assumed to be fixed 
1 
and the average was taken over all time. If the drive frequency is much higher than - min 
the circuit shown in Figure 3.3-1, then the output crlrrent is essentially the average dicde 
current. A definitior~ of a local average [Sanderb 911 which will allow the i~lvestigation of 
the circuit dylmnics is given here. 
It is possible to represent a circuit variable over the interval (t-T,t] with a Fourier 
series representation of the form given in (3.3.1-1). 
x(t - T + s) = x(x),(t)e j h ,  ( I -T+r)  
Where Q is the angular frequency of the drive signal, T is the period of the drive signal and 
sc (0,q. The Fourier coefficients, (x),(:), are now functions of time and are given by 
(3.3.1-2). In the analysis presented here, we will only be concerned with the dc Fourier 
coefficient given in (3.3.1 -3). 
An important property of the local average given by (3.3.1-3) is that the time derivative of an 
averaged variable is equal to the average of the derivative. The importance of this property is 
that when transforming a circuit to its averaged model, inductors remain inductors and 
capacitors remain capacitors. By choosing the interval T in (3.3.1-1) to be equal to the 
period of the drive voltage, the drive frequency components of the circuit variables are 
essentially eliminated. 
As an example of circuit averaging, consider the circuit shown below in Figure 
3.3.1 - 1. The diodes are considered to be ideal. The voltage sources, V 1 and V2 arc: identical 
sinusoidal sources with slowly varying amplitudes. 
V, (t) = V2(t) = va(t)sin(2@,t) 
The amplitude of V1 and V2, va, is assumed to always be positive. 
The current i i l  the capacitor is given by 
dva(t) sin(2 irf.t)) 2 @pa (t) cos(2 @st) + -
dt 
The current il is equal to i, during half of the cycle and zero during the other half. 
Similarly, i2 is equal to ic during the other half cycle and zero during the first half. 
Assuming that va is varying slowly compared to f,, then il and i2 appear to be identical with 
a 180 degree phase shift between them. In order to determine the local average of the diode 
currents, they must be integrated over 1 cycle. 
Since va is moving slowly, it may be considered a constant when evaluating the integral in 
(3.3.1-6). The result is 
6 (t) = g t )  = 2va (t) f,C (3.3.1-7) 
An equivalent circuit may now be constructed which shows the rclation between the 
averaged circuit variables. The averaged circuit is shown below in Figure 3.3.1-2. The 
voltage sources V1 and V2 have local averages of zero and hence have been replaced by 
ground. This particular example by itself isn't too exciting because the only remaining 
element is a dependent current source. In the next section, however, this model will be 
expanded on. 
3.3.2 Frequency Response 
In the circuit shown below in Figure 3.3.2- 1, the drive voltage, VDRIVE, is given by 
(3.3.2-1). This section will find the frequency response from variations in Vs(t) to 
variations in the local average of the output current. 
Fieure 3.3.2-1: Pump Circuit 
By applying the averaging method outlined in section 3.3.1, an averaged circuit model may 
be obtained. The impedance of the probe capacitance is assumed to be large cclmpared to 
the impedance of the LC circuit at the drive frequency. As a first step, the dc output 
resistance of the circuit needs to be determined. Corisider the effects of a non-zero voltage 
at the pump output as shown in Figure 3.3.2-2. 
Figure 3.3.2-2: Circuit to Determine Out~ut  Resistance 
The peak-to-peak voltage across the probe capacitance is decreased by an amount equal to 
VT as shown in Figure 3.3.2-3. 
Figure 3.3.2-3: Probe Capacitance Voltage Waveform 
The average current predicted by (3.3- 1) becomes 
(iP) = f acM ('s - ' T  ) 
The dc output impedance, r,, of the charge pump is then given by 
It is important to note that this model is only valid for frequencies much less than the drive 
frequency. Additionally, the voltage, VT, at the probe output must be much less than a diode 
drop for the model to remain valid. 
After averaging, the circuit shown in Figure 3.3.2-4 is obtained. The series 
resistances, Rs, of the inductors are shown explicitly. The replacement of the diodes and 
probe capacitance by an equivalent current source is a good approximation as long as the 
impedance seen looking back into the LC circuits is low compared to the impedance 
presented by the diodes and CM at the excitation frequency. The response from 
perturbations in the drive voltage amplitude to the output current can be found from this 
averaged circuit. 
DRIVE 2 
Firmre 3.3.2-4: AC Analvsis Circuit 
The circuit may be broken down into differential and common mode circuits to simplify the 
analysis. The dependent current source presents a differential input. The transfer function 
from the dependent current source to output current is given by (3.3.2-1). 
If the inductor series resistance, Rs, is small compared to the DC pump output resistance 
- 
given in (3.3.2-2), then becomes 
v, 
The variations in the average value of the drive show up as signal that is common to 
both halves of the pump circuit. The common mode circuit used to determine the response 
due to variations in the average value of the drive is shown in Figure 3.3.2-5. 
The total response of the average o~ltput current to variations in the drive voltage is the sum 
of i3.3.2-2) and (3.3.2-3) and is given by 
if - >> 2(RC-fsC~L) ,then 2fsc~ 
If the diode polarities are reversed, the gain given by (3.3.2- 1) becomes negative. 'I'his sign 
reversal causes the zero in (3.3.2-5) to move into the right half plane. If the circuit is to be 
used in a constant voltage drive system, having a right half vs. left half plane zero is of little 
consequence. However, if a cumnt control loop is to be implemented, the presence of the 
right half plane zero will severely limit the maximum obtainable crossover fnquency. 
3.3.3 Ndse Analysis 
In order to determine the feasibility of a given topology for high dynamic range 
measurements, an appropriate noise model must be developed. In this section a noise model 
for the circuit shown in Figure 3.3-1 is presented. The circuit shown below in Figure 3.3.3- 
1 can be used to determine the noise performance. 
m r e  3.3.3- 1 : Transformerless C b  P u m ~  Noise Model 
The noise sources associated with the resistors, enr and enrf, are due to thermal noise [Gray 
841 and have spectral densities givcn by (3.3.3- 1 ) and (3.3.3-2). 
S,, = 4 KTR 
S,, = 4KTR, (3.3.3-2) 
The noise performance of the operational amplifier can be modeled as a noiseless amplifier 
with an equivalent input noise voltage source, e,l, and an equivalent input noise current 
source, inl [Gray 841. Values for these equivalent input noise generators are given in the 
manufacturers data book. The spectral densities of the noise generators of the op-amp 
1 
contain a white noise component and a 7 component The compete spectral density is then 
given by 
1 Where f, is know as the 7 noise comer frequency. A g a d  low noise op-amp, such as the 
OP-27, may have input noises as low as 3 n ~ l m a n d  .3 PA/- with comer 
frequencies around 3 Hz [Analog Devices 921. 
This model ignores any contribution to the noise from shot noise in the diode. As 
an attempt at including diode shot ndse in the model, a noise current generator was added in 
parallel with rm in figure 3.3.3-1. The spectral density of the shot noise was taken to be 
s, = 2q(f,) (3.3.34) 
where up> is the average probe current. This model for diode shot noise, however, W c t s  
a noise level that is several times larger than that observed experimentally. 
Using the madel presented above, the total noise present at the output of the system 
may now be determined. For any LTI system with a frequency response H(f), the noise at 
the output due to an input noise source with spectral density, Sn, can be found using (3.3.3- 
5). The integration limits are determined by the frequency range of interest. 
When multiple noise sources are present, the total output noise is the RMS sum of the noise 
due to each source provided the noise sources are uncorrelated. All that remains now is to 
determine the gain from each noise source in Figure 3.3.3-1 to the output of the system. 
The transfer functions are listed below. 
where RT = Rs + RIIRs. 
The inductor series resistances are ideally very small. This leads to a very large 
peak in the noise mmd the resonant frecluency oithe LC circuit. Additionally, the zero in 
(3.3.3-6) can ~ s u l t  in very large noise gains that are within the frequency range of interest. 
Given these possible difficulties, a different charge pump topology that does not exhi bit the 
same peaking in the noise gain will be examined. 
3.4 Transformer Coupled Charge Pump 
An alternative to the transformerless charge pump is shown below in Figure 3.4- 1. 
The inductance, L, represents the magnetizing inductance of the transformer. The basic 
operation of this circuit is that same as the one examined in Section 3.3. During the first 
half cycle, the probe capacitance, CM, is charged toy through Dl. During the second half 
of each cycle, CM is discharged t o y  through D2. The average current through the diodes 
is then given by (3.4-1). An auxiliary winding is used in conjunction with Dg and D4 to 
drive the guard. 
( i r )  = VSf,C, 
Figure 3.4- 1 : Transformer Cou~led Charge Pump 
The output mistance of the charge pump is identical to that of the transformerless charge 
pump given by (3.3.2-2). One feature of the transformer coupled charge pump that is of 
interest is that the impedance presented to the operational amplifier does not exhibit a sharp 
resonant dip. This feature is different from the transformerless pump examined in Section 
3.4.1 Frequency Response 
An averaged model for the transformer coupled charge pump may be developed in a 
manner similar to the analysis in Section 3.3.2. The averaged mode! is shown below in 
Figure 3.4.1-1. 
mer Coupled Char@ Pumg 
The model shown in Figure 3.4.1-1 can be simplified to yield the model shown below in 
Figure 3.4.1-2. 
i out 
- 
fvs @- 
Figure 3.4.1-2: Simplified Averaged Circuit Model 
The choice of polarity for the drive voltage in Figure 3.4.1-2 is determined by the 
orientation of the diodes in Figure 3.4- 1. 
3.4.2 Noise Analysis 
The model shown in Figure 3.4.1-2 can be modified to include the various noise 
generators present in the circuit. The resulting model is shown below in Figure 3.4.2-1. 
-L 
The operational amplifier noise is modeled by en and in, enrf is due to thermal noise in RF, 
and ens is noise in the amplitude of the RF drive. The analysis of the model is now a simple 
task. The total output noise of this circuit is 
For small probe capacitances and/or low drive frequencies, the input current noise of the 
operational amplifier and thermal noise in the feedback resistor tend to dominate the noise. 
At higher drive frequencies and capacitances, the input voltage noise also is a significant 
contributor. 
3.5 AC Bridge 
The final type of measuremrnt circuit to be examined is the ac bridge circuit. The ac 
bridge circuit consists of a sinusoidal drive signal, a circuit whose output amplitude varies as 
the probe capacitance varies, and a synchronous detector and low pass filter to measure the 
amplitude of the output. 
3 . 1  Single Ended Bridge 
The first of the bridge type circuits is shown below in Figure 3.5.1 - 1. By placing 
the probe capacitance in the feedback path of an operational amplifier and using a reference 
1 
capacitor for the input path, the output may be I ,lade proportional to - where CM is the CM 
probe capacitance. This circuit was developed by the Wayne Kerr Company Limited 
[Richards 751. It has been commercialized by ADE Corporation and some aspects of it 
may be covered by US Patent #4,918,376. 
Figure 3.5.1-1 : Single Ended Bridg 
The input to the detector is 
v, (t) = V, sin(2qf,t) - (2:) 
The output of the lowpass filter is simply the amplitude of v,. 
Although the circuit as drawn doesn't allow for one side of the probe to be 
grounded, a simple modification shown in Figure 3.5.1-2 allows for that. 
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3.5.1.1 Frequency Response 
The frequency response of the bridge circuit is largely determined by the 
characteristics of the low pass filter in Figure 3.5.1-1. The requirements on the low pass 
filter are bounded by two limits. The high frequency attenuation must be sufficient to 
reduce components at the excitation frequency and its harmonics to a level below the noise 
floor. The phase shifts at lower frequencies, however, must not be appreciable if the sensor 
is to be used inside of a feedback loop. 
3.5.1.2 Noise Analysis 
The noise appearing at the output of the circuit in the signal band results from two 
sources. The first source is noise near the excitation frequency (and possibly its 
harmonics) that is demodulated into the signal band by the detector. The second source of 
baseband noise is that generated in the detector and low pass filter. 
Consider the operation of a demodulator in which the input signal contains noise, 
n(t), in addition to the desired signal. 
If n(t) contains energy around the carrier frequency, the high frequency noise will be 
demodulated into the signal band. This is illustrated in Figure 3.5.1.2-2. 
Fieure 3.5.1 -2-2: Demodulation of Noise 
Many practical demodulators simply switch synchronously between an inverting and 
noninverting gain. This is equivalent to multiplying by a square wave. The implication of 
 sing a square wave demodulator is that in addition to demodulating noise around the 
carrier frequency, noise at its odd harmonics will also be demodulated. Since the amplitude 
1 
of the haxmonics fall off as ;;, their presence doesn't present a real problem as long as there 
are no peaks in the noise levels near the harmonics. 
A noise model for the single ended bridge circuit is shown below in Figure 3.5.1.2- 
3. The capacitance of the cable going to the probe is  presented by CI. For the purposes 
of the analysis here, it is assumed that the detector contributes negligible amounts of noise. 
-25.1.2-3: Single Briage Noise Mod4 
For probe capacitances that are small compared to the cable capacitance, the input voltage 
noise of the operational amplifier sees a large gain and tends to dominate the noise 
performance. For audio frequency drives, an op-amp with very low input current noise 
must be chosen as the impedance of CM may be quite large. For sensitive instruments, 
great care must be taken in generating a very low amplitude noise drive voltage. The design 
of a suitable drive is a significant portion of the design of a system based on the ac bridge 
approach. 
3,5,1.3 Other Issues 
, There are a few issues involved with the design of an ac bridge circuit that are worth 
mentioning. In order for the output to vary linearily with displacement as desired, the 
operational amplifier must have a large open loop gain at the drive frequency. This 
requirement places a limit on how high a drive frequency may be used. Additionally, the 
drive must have very low noise around the drive frequency. If a high frequency drive is 
vsed, a feedback loop may be used to stabilize the amplitude of the drive. 
3.5.2 Transformer Ratio Arm Bridge 
The final type of measurement circuit to be examined is the transfom~er atio arm 
bridge shown in Figure 3.5.2-1. An alternative arrangement that allows the probe 
capacitance to be grounded is shown in Figure 3.5.2-2. The output impedance of the 
transformer ratio bridge is simply that of the parallel combination of CM and QEF. A 
guarded cable is uszd to reduce any loading due to cable capacitance and other stray 
capacitances. 
Synchronous 
Detector 
3.5.2- 1 : Tr- Ratio A m  Bri& 
_j ~~nchronoush  
Detector 
- 
Filter I 
F i w e  3.5.2-2: Alternate Transformer Ratio Arm Bridee 
The output of the transformer ratio arm bridge is 
After demodulation and low pass filtering, the amplitude of (3.5.2-1) is recovered. If the 
probe is differential in nature, such as the sensor described by (3.5.2-2), then the output is 
linearly dependent on displacement as given by (3.5.2-3). 
If the probe is a single ended capacitance, then the output becomes a nonlinear function of 
displacement. In this case it may desirable to consider an alternative to the transformer ratio 
arm bridge which gives a linear response. One such alternative was examined in Section 
3.5.1. 
3.5.2.1 Frequency Response 
The dynamics of the transformer ratio arm bridge are essentially the same as the 
single-ended bridge described in Section 3.5.1.1. 
3.53.2 Noise Analysis 
The noise performance of the transformer ratio arm bridge differs from that of the 
single-ended bridge only slightly. A noise model for the circuit is shown in Figure 3.5.2.2- 
1. The cable capacitance is represented by CI. 
Fieure 3.5.2.2- 1 : Transformer Ratio A m  Bridge Noise Model 
The noise at the output of the bridge after demodulation is given by (3.5.2.2-1). As in 
section 3.5.1.2, the noise contribution of the demodulator and low pass filter have been 
The main feature of the noise performance of the transformer ratio arm bridge that differs 
from that of the single ended bridge is the effects of noise in the drive voltage. In the 
transformer bridge, the effects of drive voltage noise are ideally zero when the bridge is 
balanced. This canahtion, however, only occurs for one particular location of the sensor. 
3.6 Summary 
Three general classes of probe drive circuits have been discussed. The transformer 
coupled charge pump and the single ended ac bridge circuit show the most promise for low 
noise measurement. Both approaches allow for an output which is linearly dependent on 
probe displacement. The charge pump allows for a higher frequency drive. This is true 
because the charge pump demodulates the probe current and uses a low frequency feedback 
loop to force a constant current. At the lower frequencies involved in the control loop, a 
large ammount of gain is possible. With the ac bridge, however, the constant current in the 
probe is being controlled by a feedback loop operating at the drive frequency. This places a 
limit on the maximum drive frequency. Using a higher probe current will generally allow 
for a lower noise measurement. Given this, the transformer coupled charge pump approach 
was chosen. 
4 AID Conversion 
4.1 Overview 
The sensors developed in this thesis are intended for use in a digitally controlled 
system. In order to achieve a 106: 1 dynamic range, the digital output must be 20 bits. The 
control loop requires an output data rate of 1 kHz with an overall time delay of less than -5 
ms. The best commercially available A/D converters that m able to deliver 20 bits 
introduce severe time delays. The Crystal Srdconductor CS5323, for example, can deliver 
a 121 dB dynamic range with a 1 kHz sampling rate. The group delay, however, is 30 ms. 
This chapter will cxplore some techniques for A/D conversion which may meet the 
requirements at hand. 
4.2 Dual Slope Integration 
Dual slope integration is a popular technique for analog to digital conversion. A 
basic dual slope integrator is shown below in Figure 4.2- 1. 
,S2 
* * 
The basic conversion cycle is an follows: Prior to the start of a conversion cycle, Switch S1 
is connected to the input, and S2 is closed forcing the output of the integrator to be zero. S2 
is then opened and the input voltage is integrated for a fixed period of time, Ti. This 
portion of the cycle is known as up integration. At the end of up integration, S1 is 
connected to a reference voltage. The reference is then integrated for a period of time, T2, 
until the integrator output returns to zero. The output of the integrator during a complete 
conversion cycle is shown below in Figure 4.2-2, 
4.2-2: V o l w  D u  Corrlplete Conversion Cy& 
The down integration timc, T2, is deermined by 
For a dc input, the niio of down integration time to up integration time is given by 
A significant feature of this nlaaon is that the specific values of R and C don't matter as 
long as they remain constant over the conversion cycle. In addition, the output is a ratio of 
two times, By using the same clock to measure Ti and T2, the ratio may be. determined to a 
great degree of accuracy without requiring a very good absolute time reference. A final 
feature of dual slope integrators that makes them attractive is that the output depends on the 
average of the input over the up integration period as opposed to its instantaneous value. 
This decreases the sensitivity to noise on the input. 
The main disadvantage of an integrating convener is the long conversion time. 
Assuming that TI and T2 are measured with a digital clock a ~ d  a counter, the conversion 
Using a 20 MHz clock, it would take 100 ms to obtain a 20-bit conversion. Given this, it is 
clear that a straight dual-slope converter is not adequate. 
4.2.1 Frequency Response 
The frequency response of the A / '  converter is important for two reasons. In order 
to use the converter in a feedback loop, its dynamics must be fairly well behaved. In 
addition, the noise performance of a converier is somewhat dependent on its frequency 
response. The response of an integrating converter may be broken down into three parts as 
illustrated in Figure 4.2.1 - 1. 
The integral in (4.2.1-1) can be viewed as the convolution of x(t) with the impulse response 
shown below in Figure 4.2.1 - 1. The frequency response is then given by (4.2.! -2). 
1 integrate Moving y(t) 
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The first block models the up integration portion of the conversion cycle. Its operation is 
defined by 
1 y(t) = - [~( t )dt  (4.2.1-1) 
T l  ,-TI 
The second part of the fnquency response is a purc time delay due to the down integration 
portion of the cycle. Assuming that the output of the converter is read 2T1 seconds after the 
start of the conversion, the down integration portion simply adds a delay of Ti seconds. 
The final pan of the transfer function is due to sampling and transforming h m  a continous 
time system to a discrete time system. Since this portion has little to do with the dynamics 
of the particular converter being analyzed, it will be omitted from the response. Thc 
complete transfer function is then 
A little algebraic manipulation yields 
4.2.2 Noise Analysis 
When dealing with circuits that have white noise sources, it is often convenient to 
determine the noise bandwidth, fn. The noise bandwidth, may be found using (4.2.2-1) 
Substituting (4.2.1-4) into the equation for noise bandwidth gives 
" 
Using the noise bandwidth given by (4.2.2-2), the total noise at the input of the 
comparator is 
The operational amplifier noise is modeled by equivalent input generators, en and in, the 
noise in the reference is enref, and the comparator input noise is enmp. The voltage noise at 
the input to the comparator translates into a time noise that is equal to the noise voltage 
divided by the slope of the voltage. The noise in the digital output is then given by (4.2.2- 
5). 
1 Noise = A (uB ' s,,)
TCM 
4.23 Application to Capacitance Probes 
The dual slope integrator may be used in conjunction with one of the charge pump 
circuits examined in Chapter 3 to obtain a digital output th8.r is directly propo~tional to probe 
displacement [Roberge 931. Recall that the charge pumps produced a current that is 
proportional to the probe capacitance. If a reference current is integrated during the up 
integration portion of the cycle and the pump current is used during down integration, then 
the output is 
By using another pump circuit with a fixed reference capacitor to generate the reference 
current, an output which is simply the ratio of the reference capacitance to the probe 
capacitance is obtained. 
4 3  Subranging Converter 
The main disadvantage to the dual slope converter is the long conversion time. One 
approach to decreasing the conversion time is to use ;a subranging, also known as a dual 
rank, converter. The basic configuration is shown below in Figure 4.3- 1. 
re 4.3- 1 : Dual Bass Converter 
The basic operation is as follows: The analog input is converted to a n-bit digital 
representation. The initial approximation is subtracted from the input. The remainder is 
then amplified and converted to gain a additional resolution. Commercially available 
Converters are able to provide a combination of high resolution and high sampling rate. The 
Burr-Brown ADC701, for example, delivers a 16-bit output at a 5 12 kHz sampling rate. 
With a subranging converter, care must be taken to insure that the input doesn't 
change by more than 1 LSB of the initial A/D during a conversion cycle. If the input 
changes by more than an LSB, the amplifier will saturate and the second A/D input will be 
overdriven. If the input signal to the converter is arbitrary, then it is necessary to use a 
sample and hold (S/H) to hold the input constant during conversion. If, however, it is 
known that the input won't vary appreciably over 1 conversion cycle then the S/H may be 
omitted. 
By getting 8 bits from an initial conversion and 12 bits from the second conversion, 
it may be possible to construct a satisfactory subranging converter. The probe displacement 
can be constrained to move less than 1 LSB at the 8 bit level during a conversion cycle. By 
including appropriate overload detection circuiay, a converter may be constructed which 
gives a coarser resolution for rapidly changing inputs. 
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4.4 Oversampled Converters 
4.4.1 Quantimtion Noise 
It can be shown that under certain conditions, the quantization emor of an A/D 
converter may be modeled as an additive white noise [Candy 92a]. The exact derivation of 
the conditions under which this assumption is valid is beyond the scope of this thesis. An 
exhaustive development of the spectra of quantization noise is given in [Gray 901. [Candy 
92b] contains an excellent collection of articles covering oversampled data converters. The 
assumption that the quantization noise is white breaks down in a few important cases. The 
first case is for a dc input. The second case is for an input which changes by an integer 
number of least significant bits (LSB's) between samples. In both of these special cases, 
the quantization noise is a dc value. These two cases may be avoided by adding a dither 
signal to the input that is large enough to change the input by several LSB's. The dither has 
the effect of decorrelating the noise from the input, By using a dither signal which may be 
generated in both analog and digital form, it may be subtracted digitally b m  the result. 
If the quantization error in each sample is assumed to be uniformly distributed 
1 
between $ LSB then the RMS value of the noise is simply 
1 LSB 
If the input is sampled at a rate, fs, then all of the noise power shows up in the 0 to $ 
frequency range. The spectral density of the quantization noise is then given by 
The total noise in the signal band is simply equal to eRMs. 
Consider the effect of sampling at a rate that is n times larger than fs. The noise is 
now spread out over a wider frequency range. The resulting spectral density is 
f The total noise in the signal band (0 5 f 5 f) is reduced to 
1 From (4.4.1-4) it is evident that for every doubling of the sampling rate, a 3 dB, or 2 bit 
improvement in the n~ise floor is obtained. While useful for obtaining a few extra bits from 
a converter, straight oversampling is not practical as a means of significantly improving the 
resolution of a converter. 
4.43 Noise Shaping 
Noise shaping is an approach to data conversion that provides substantial 
improvement in the overall signal-to-noise ratio (SNR) of a low resolution converter using a 
modest amount of oversampling. A noise shaping loop is shown in Figure 4.4.2-1. The 
assumed white quantization noise is represented by en. H(f) is a low pass transfer function 
which typically includes one or more integrations. The closed loop transfer functions from 
the analog input and noise to output are given by (4.4.2-1) and (4.4.2-2). 
n-bit D/A  
I 1  
Analog 
4.4.2- 1 : Noise S u  
By recognizing that IH(f)l is very large at low frequencies, it is evident that the noise power 
at the output has now been shifted to higher frequencies. By using a digital low pass filter 
Input H(f.) & Y 4 n-bit 
to remove the high fi-equency noise, substantial improvements in SNR may be made with 
relatively low oversampiing ratios. For example, straight oversampling with no noise 
shaping gives .5 bits improvement for every doubling of the sampling rate. A first order 
noise shaping loop will give 1.5 bits and a second order loop will give 2.5 bits for every 
doubling of the sampling rate. Higher order loops may provide even greater improvement. 
In practice, the A/D and DIA are typically 1-bit converters. The Crystal Semiconductor 
CS5349 uses 1-bit converters, a 4th order noise shaping loop and 64x oversampling to 
achieve a 1 &bit audio ADC. 
Although oversampled A D  converters show great promise for relatively fast, high 
resolution data conversion, a suitable converter is not commercialty available at this time. 
4.5 Summary and Choice of AID Approach 
Three types of A/D converters have been examined. The dual slope integrator, while 
capable of very high resolution, is simply not fast enough for the application at hand. A 
subranging converter approach looks quite promising, but the design of such a converter is 
not realistic for this thesis effort. By using a 16-bit, 512 kHz A/D and averaging 512 
samples, a resolution equivalent to 20.5 bits at a 1 kHz sample rate may be obtained. 
5 Hardware Design 
5.1 Overview 
The final design is based on the msformer coupled charge pump drive examined 
in Section 3.4. In this design, the system is arranged in a constant probe cumnt mode in 
order to obtain an output that is linearly &pendant on the probe displacement. A simplified 
schematic for the system is shown below in Figure 5.1-1. 
The feedback loop forces the average probe charge pump current to be equal to a 
nfaence current, IREF. The peak-to-peak amplitude of the drive voltage is 
where fs is the drive frequency and CM is the probe capacitance. The output current from 
the reference charge pump is 
The second reference current is used to give an output of zero when the probe is in its 
nominal position. The output voltage of the circuit is 
5.2 Probe Circuit Details 
52.1 Probe Details 
The circuit is designed for a probe with a circular active area. The operating range is 
fiom 50 microns to 150 microns, The probe diameter in this design is chosen to be 12.5 
mm. This gives a nominal probe capacitsnce of 11 pF at a 100 micron displacement. If a 
lower noise system is desired, a larger capacitance should be used. The larger capacitance 
may be achieved either by using a larger area probe or by filling the gap with a dielectric. 
5.2,2 Probe and Reference Charge Pumps 
The probe and reference charge pumps are shown below in Figure 5.2.2- 1. 
-re 5.2.2-1: Probe and Reference Charge Pum~s 
The operation of the circuit is essentially the same as in the simplified system. A few 
TP~ 
c, 
1 .F ''2 
- 
important differences exist however. In the simplified circuit, the operational amplifier was 
Decouple all op-amps 
with 10 i2 and .I  pF 
assumed to be ideal. This assumption implies that the voltage at its inverting input is zero. 
In reality, however, the virtual ground at the inverting input to Up1 isn't very low impedanc~ 
at the 5 MHz drive frequency. Having a nonzero voltage at that node can cause both of the 
charge pump diodes to conduct simultaneously. This condition will increase both 
measurement errors and the noise level. The filter network formed by Cpl, Lp1,and Rpl 
maintains a voltage at the bottm of the transformer winding that is close to zero. A similar 
network is included in the reference charge pump circuit. Including the filters in the circuit 
reduced the noise floor by almost 12 dB. 
The transformer was wound on a FerroxCube 2213 size ungapped pot core. The 
core material is 4C4 which is a good high frequency femte. In order to assure tight 
coupling, the windings were wound together. 
The feedback resistor, Rp6, in the reference charge pump circuit in conjunction with 
the reference current sets the gain of the system. In order to minimize thermal variations, 
the temperature coefficient of Rp6 should be matched to that of the current setting resistors 
in the current reference. 
5.2.3 Oscillator and Buffer 
The oscillator and buffer are shown below in Figure 5.2.3-1, The oscillator is a 
1 Colpitts oscillator with output frequency determined by -- 4ziG . For the part values 
used, the drive frequency is -5MHz. The oscillator output is buffered by a "diamond" 
follower. The buffer must be capable of driving the probe capacitance and any capacitance 
associated with the cable and guard. 
The transfer function from the control voltage to peak-to-peak output amplitude can 
be modeled by the single pole low-pass system given by (5.2.3-1). See Appendix I for a 
detailed development of the oscillator dynamics. 
where 
and 
Q and & are the Q and characteristic impedance of the tank circuit, VT is the thermal 
voltage, Vp-p is the peak-to-peak ouptut voltage at the operating point, and k and k are 
operating point dependant constants that may be determined from the plots in Figure A 1.3- 1 
and Figure A 1.3-2. 
re 5.2.3-1: Oscilluor and Buffer: 
For the part values used, the transfer function becomes 
The pole frequency is a nonlinear function of operating p i n t  and falls in the 5 kHz to 35 
kHz range. If the system crossover freclrlency is well above 35 kHz, the exact location of 
the pole is relatively unimpormt. 
5.2.4 Voltage and Current References 
The current references are derived from the low noise voltage refereme shown 
below in Figure 5.2.4-1. The LM399 precision voltage reference has an internal 
temperature control loop which produces a very low drift reference. The effects of the 
rel~tively high level (-100 nv/m) of white noise generated by the LM399 are greatly 
reduced by the low pass filter which limits the bandwidth to -3 Hz. The filter also provides 
a slight gain to produce 9 10 volt reference from the 6.95 volt LM399. A bootstrapped 
reference circuit of this type has two stable operating points. The first is the desired state 
with the Brier in reverse breakdown. The second occurs when the Zener is forward biased. 
Diode Dl and resistors R R ~  and R R ~  forces the reference circuit into the proper state. 
10 pF 
Tantalum 
--4 ( 1  
~2 ~3 
- - 
re 5.2.4-1: Voltw Referen- 
In order to maintain the low temperature coefficient provided by the LM399, the 
gain setting resistors, R R ~  and RR6, must have matched temperature coefficients. Tantalum 
capacitors are used in the filter network because of their high energy storagc densities and 
low leakage currents. A low leakage current is important because the leakage current in an 
1 
electrolydc capacitor tends to have a T spectral density. The noise produced by a lower 
quality aluminum elecmlytic can be several times larger than what is tolerable. 
The voltage reference is used to create two precision current references as shown in 
Figure 5.2.4-2. The differential amplifier produces an output voltage that is VREP volts 
below the positive supply. Operational amplifier U R ~  forces the voltage across R ~ 1 4  to be 
equal to VREF. Since all of the current flowing through R ~ 1 4  must flow through the JFET, 
the output current is simply equal to The second current reference is produced in an 
h14' 
identical fashion. 
1 k 1 k 
.Ol % .01 % To To Probe Probe 
*Temperature coeffecients should Drive Drive 
be matched to that of  Rp6 in the Circuit Circuit 
probe circuit 
The power supply rejection ratio (PSRR) of the current reference is limited by the matching 
of the gain setting resistors in the differential amplifier. In order to be insensitive to power 
supply variations, the resistors must be well matched and have identical temperature 
coefficients (TC' s). 
The current setting resistors, R ~ 1 4  and R ~ 1 5 '  should be selected to have matching 
TC's. In addition, the TC should be the same as that for the feedback resistance, Rp6, in the 
reference charge pump. 
5.3 Current Loop Dynamics 
The loop gain for the current loop is 
The oscillator transfer function is derived in Appendix I and the result is repeated in Section 
5.2.2 for convenience. One feature of interest is how the loop gain varies as the probe 
capacitance changes. The above expression predicts a gain that is proportional to CM. 
However, the high frequency gain of the oscillator is proportional to the peak-to-peak drive 
voltage which in turn is inversely proportional to CM. The net result is that if the crossover 
frequency is chosen to be above the highest possible pole frequency for the cscillator, the 
crossover frequency  ill be independent of the operating point. While not a requirement, it 
makes stabilizing the loop a little easier. 
A Bode plot of the loop transfer function with the probe at its nominal displacement 
is shown below in Figure 5.3- 1. 
frequency (Hz) 
frequency (Hz) 
5.3-1: C l u r r c  
5.4 Noise Analysio 
5.4.1 Current Reference Noise 
A small signal noise model for the c m n t  reference is shown below in Figure 5.4.1- 
1. the exception of its input referred noise sources, the op-amp is assumed u) be ideal. 
In the frequency range of interest (< -1 kHz), this approximation is quite god.  
The total noise in the output current is 
" 
The noise current due to the E T  is from the shot noise in the gate current and as a result is 
negligibly small. The relative contributions to the output noise current from each source is 
tabulated below. 
Sowe Contribution to Output Current Noise 
The noise from the voltage reference dominates the current reference noise. The noise is 
concentrated at frequencies below -3 Hz due to the low pass filter used in the voltage 
refmce. 
5.4.2 Probe Circuit Noise 
A model for the noise performance of the probe circuit is shown below in Figure 
5.4.2-1. It is important to note that the noise associated with the two reference currents is 
highly correlated. The correlation is evident fnrm the analysis of section 5.4.1. In order to 
account for this in the model, the noise in the current references is broken down into two 
sources. The first part, invref, models the correlated noise due to noise in the voltage 
xrfennce. The second part, inrl and i d ,  models the uncorrelated reference current noise. 
. . 
re 5.4.2- 1 : Probe Clrcu~t Noise Model 
The total noise at the output of the system is 
The spectral density of the output noise predicted by (5.4.2- 1) is shown for three different 
probe displacements in Figure 5.4.2-2. 
Output Noise Spectral Density 
100 10' 
Frequencv (Hz) 
With the probe at its nominal displacement, the noise due to reference voltage noise is zero. 
This is evident in the lower trace. The other two traces are with the probe at either end of its 
range of travel. At low frequencies, the noise due to thp; voltage reference noise is dominant. 
In the 1 to 3 Hz range, ~ i i ~  effect of the voltage reference low pass filter is evident. At higher 
frequencies, the noise is due to the operational amplifier input noise generators and thermal 
noise in the feedback resistance. 'k%e total integrated output noise as a function of the upper 
bandwidth limit is shown below in Figure 5.4.2-3. 
Output Noise vs. Upper Bandwidth 
5.4.2 - 3. • T o t a l  Interatedwut N o h  
The noise is lowest when the probe is at its nominal displacerxlent due to the cancellation of 
the voltage reference noise. The noise is highest at the largest displacement due to the gain 
seen by inl, inrl, and inmf when CREF > CM. 
5.5 A/D Conversion Details 
The A/D converter is an oversampled converter based on a fast 16-bit converter. 
The input is sampled at 512 kHz and convertered to a 16-bit digital output. The data is then 
sent into an accumulator circuit that adds up 512 successive samples and outputs the sum. 
The result is a converter that has a 25-bit output word and a 20-bit noise floor. 
53.1 Analog Portion 
The A/D converter is shown below in Figure 5.5.1-1. The filter formed with by 
UAD~,  R A D I ~ ,  and c ~ ~ 1 - 4  serves two purposes. By limiting the bandwidth of the analog 
signal, the total noise is reduced. The second purpose for the filter is anti-aliasing. 
Although the input is being sampled at 512 kHz, the Anal sampling rate at the output of the 
accumulator is only 1 kHz. 
As discussed in Chapter 4, a dither signal may be used to decorrelate the 
quantization noise from the input and produce a quantization noise which is white. Due to 
time constraints, the dither circuit was not included in this design. A suitable dither may be 
produced in the following way: In the digital accumulator, a counter is used to keep track of 
how many samples have been added up. The output of this counter may be used as the 
input to a D/A converter. The output of the D/A is then attenuated with a resistive divider to 
a level equivalent to a few LSB's and summed with the A/D input signal. Since the 
averaging interval is precisely equal to an integer number of periods of the dither signal, the 
digital ouiput due D the dither is zero. 
Due to time constraints, an evaluation board for the AID converter was used instead 
of putting the converter on the same board as the probe ciicuit. In the future it would be 
desireable to design a printed circuit board with a ground plane that would include the probe 
circuit and the AID convener. When this is done, the A/D reference input should be 
colurected to the precision 10 volt reference used in the probe circuit. The output of the A/D 
oonvcrte+r is 
Recall that the output of the probe circuit is 
where V R ~  is the probe reference voltage, Rc is the current setting resistor in the current 
reference, and RF is the feedback resistor in the reference charge pump. By using the same 
refefence voltage for the A D  and the probe circuit, the A/D output becomes 
From (5.5.1-3) it is evident that precise trimming of the voltatge reference isn't required. 
1 Additionally, 7 noise and thermal drifts in the voltage reference will be cancelled out. It is 
required, however, that the current setting resistors in the current reference and the feedback 
resistor in the reference charge pump be well matched and track with temperature. 
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5.5.2 Digital Portion 
In order to obtain the required 20 bits from the A./D converter, 512 samples are 
averaged and then presented as the output. Since the A/D converter is sampling at 512 kHz 
and has a 16-bit output, the data rate is quik fast. Rather than trying to obtain a computer 
that is fast enough to handle the 5 12 kHz data, a digital accumulator circuit was constructed 
to perform the averaging. The resulting data is then sent serially into a computer. 
A simplified block diagram of the accumulator is shown below in Figure 5.5.2- 1. 
The accumulator is centered around a 28-bit adder and register. On each clock cycle the 
output of the adder is latched in the accumulator register. The adder output on the next 
clock cycle is then equal to the sum of the data input ana the previous accumulator output. 
Every 512 clock cycles, the adder output is latched in the output register and the 
accumulator register is c l e w .  At the same time, the data available (DAV) flag is raised to 
notify the control circuit that valid data is available at the accumulator output. 
= 
Data from 
A D  ; 
m r e  5.5.2- 1 : Accumulator Block Overview 
The accumulator and the Universal Asynchronous Receiverflransmittzr (UART) 
~ccumulator J L Q  - - Register CLR 
500 kHz - 
used in the serial interface are controlled by a Motorola 68HC705K1 microcontroller. A 
A Adder 
B 
simplified state diagram for the controller is shown below in Figure 5.5.2-2. Upon power 
- 
- 
up, the UART is initialized with the correct communications paraniaters. After initializing 
+ 
clock 
the UART, the controller waits in state WaitMac for the host computer to signal that it is 
Set 
Reset Q' 
412 i 
Output 
Register Q 
I 
DAV 
RDAV 
To UART 
ready for data. When the MAC line goes low, the DAV flag is reset and the controller 
waits for valid data to become available at the accumulator output. When DAV goes high, 
the data is clocked out through the serial port. Since 512 samples of 16-bit data have been 
added, the output data is 25-bits wide. The UART, however, only accepts &bits at a time. 
The 4-byte data is sent 1-byte at a time. Before sending each byte, the controller waits for 
the transmit buffer empty ('fMBE) flag from the UART. When all of the data has been 
transmitted, the cycle repeats. 
Initialize 
RESET 1 UART / 
1- -/ Wait \ ,-I Wait \ I 
, bytel / 
TMRE 
DAV 1 
Wait 
TMBE 
bytel 
Figure 5.5.2-2: AccumuIator Control Diagram 
Complete schematics for the digital circuits are given in Appendix 11. For the 
purposes of testing the circuit, a simple serial port driver program was written for the 
Macintosh computer. The program prompts the user for a specified number of data points, 
receives the data and saves it in a MATLAB compatible format The source code for the 
program is given in Appendix 111. 
6 Experimental Results 
6.1 Analog Output 
This section describes the tests performed on the probe system using the analog 
output. The analog output is taken from tie output of the operational amplifier used as a 
low pass filter at the pump circuit output. 
6.1.1 Noise Performance-Spectral Density Tests 
The noise performance of the system was measured in several ways. First, a fixed 
capacitor was substituted for the probe capacitance. The fixed capacitor is less sensitive to 
mechaqical vibrations and thermal variations. A HP3562A Dynamic Signal Analyzer was 
used to measure the spectral density of the output. The measured spectral density is shown 
below in Figure 6.1.1-1. The total output noise as a function of upper bandwidth is shown 
in Figure 6.1.1-2. For the plots in Figure 6.1.1 - 1 and Figure 6.1.1-2, the fixed capacitor is 
!ocated on the probe circuit board. 
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ll~ next set of tests used a fixed capacitance at the end of a cable similar to the one 
used with the probe. The charge pump diodes are located at the capacitor end of the cable. 
These experiments allow the noise effects of the cable to be determined. The same 
experiments as described above were performed. The measured output noise spectral 
density and the total integrated output noise are shown below in Figure 6.1.1-3 and Figure 
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6,l.  1-4: Total Out~ut Noise vs. Up-per Bandwidth with a Fixed Ca~acitor and Cable 
It is interesting to note that the addition of the cable increase the low frequency 
noise. The noise at higher frequencies, however, is relatively unaffected. As will be seen 
later, the noise below 1 Hz is increased even more and is unacceptably large. At this time a 
definite explanation for this effect has not been determined. It is possible Ilowever, that zhe 
low frequency noise is due to thermal variations in the cable. 
Finally, the same tests were performed on the system with tlie probe in a fixed 
location. One difficulty in reliably measuring the noise in the system with the probe is the 
effect thermal variations on the mechanical system. For the probe and fixture used, the 
temperature coefficient is roughly .1 micron/OC. This means that for a one degree 
temperature change, the output of the system will change by 20 mV. 
Another difficulty encountered when rreasuring the noise present in a sensitive 
displacement sensor is the sensitivity to vibrations. Ideally, the probe would be perfectly 
rigid and it would be mounted in a perfectly rigid fixture. In this situation, any vibrations 
that are applied to the fixture will not cause a change in the displacement. However, if the 
fixture is not perfectly rigid, then applied vibrations will cause variations in  the 
displacement. Unfortunately, in a very sensitive sensor, the displacements due to vibrations 
may be quite significant. Since unwanted vibrations are abundantly available: (trucks driving 
by, passing subway trains, fans in the other test equipment...), some means of attenuating 
their effect must be used. 
The setup shown below in Figure 5.1.1-5 was used to reduce the effects of 
unwanted vibrations. The probe fixture is placed on a platform that is suspended from the 
ceiling by n length of elastic surgical tubing. Ignoring the effects of the cable and any 
parallel damping that is present in the surgical tubing, the transfer function from applied 
velocities in the ceiling w accelerations in the probe fixture is 
where RM represents mechanical damping due to air resistance and series losses in the 
surgical tubing. The mass of the platform and probe fixture is MM, and the compliance of 
the tubing is CT. From (6.1.1-1) it is clear that the filter provides attenuation for 
frequencies that are greater than the resonant frequency of the system. For the tube and 
mass used here, the resonant frequency is somewhere around 1 Hz. At 10 Hz, the filter 
should provide a factor of almost 100 reduction in the mechanical noise. 
Ceiling 
Surgical T u b i n g  
Probe Setup 
Platform 
- 
re 6.1.1-5: Mechanical Vibration Filter 
The output noise spectral density was measured with the probe fixture o n  the 
platform. The resulting spectral density and integrated noise are shown below. 
Frequency (Hz) 
Output Noise Spectral Density 
Figure 6.1.1-6: Measured Output Noise S-pectral Densitv with Prok 
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The measured noise performance of the circuit with a fixed capacitor on the circuit 
board and with a fixed capacitor at the end of a cable are quite similar and a p e  with the 
predictions. The exception is the increased low frequency noise when using the cable. 
When the probe is used, the noise increases substantially. It is likely that the increased 
noise is due to insufficient mechanical isolation of the probe and thermal variations in probe 
and fixhue. 
6.1.2 Noise Performance--Time Domain Tests 
In order to provide another measure of the noise performance of the system, the 
output was measured using a Tektronix 7000 Series laboratory oscilloscope with a 7A22 
differential amplifier plug-in. The 7A22 features a user selectable bandwidth and a 
maximum sensitivity of 10 pV/div. One difficulty encountered in measuring the noise was 
the presence of a large amount of 60 Hz (plus its harmonics) interference. In order to 
separate the line frequency components from the rest of the noise, the followini; experiment 
was performed. The 7A22 was used in conjunction wit11 a Tektronix 7633 Storage 
Oscilloscope Mainframe. The nigger source was set to the ac line and the rigger mode was 
set to "NORM." The display was s ~ t  to storage mode and it was allowed to run for 10 
seconds. The 7A22 bandwidth v.as set from .1Hz to 300Hz. In order to accurately 
measure the low frequency components, the 7A22 input was set for dc coupling. To pmvent 
overloading the input to the scope, the signal from the probe circuit was ac coupled with 2 
pF and 1 MI(?.. The capacitor used was a high quality paper capacitor. With a fixed 
capacitance located oc the circuit board, the resulting waveform is snown below in Figure 
6.1.2-1. 
Figure 6.1.2- 1 : Time Domain Oumut Noise--Fixed Ca~acitor on Board 
As seen from Figure 6.1.2-1, the total output noise i n  the . l  Hz to 300 Hz band, 
excluding the line frequency components, is on the order of 30 pVpy which corresponds to 
roughly 5 pVmS. This agrees with the frequency domain testing done in Section 6.1.1 and 
with the theoretical predictions from Chapter 5. 
When the experinlent is repeated with a fixed capacitor at the end of a cable, the 
waveform in Figure 6.1.2-2 results. The increase in the noise is almost entirely low 
frequency (below -1 Hz) noise. 
10 pv 2 ms 
I 
Tek 
I 
20 pv 2 ms 
Tek 
I 
I 
Figure 6.1.2-2: Time Domain Noise--Fixed Ca~acitor at End of Cable 
The waveform shown below in Figure 6.1.2-3 results when the probe in a fixture is 
used. The noise contains the same large low frequency components seen in Figure 6.1.2-2. 
Additionally, a very large amount of line frequency interference noise has been introduced. 
It is clear that some means of reducing both the low frequency noise and the 601120 cycle 
noise is required. 
-re 6.1.2-3: Time Domain Noise--System with Probe 
6.2 AID Converter 
6.2.1 Noise 
Tests on the A/D convener were performed in two ways. Fit, the ~utput of the 16- 
bit converter was examined. Since a buffer to store the 16-bit / SOOkHz data wasn't 
available, a cruder test was performed, ' f ie  evaluation board used with the converter 
includes an analog reconstruction output. In addition, the digital signal may be multiplied 
by 32 bef~re being sent to the DAC. By setting the digital multiplication to 32, shorting the 
A / '  input to ground and monitoring the output of the DAC, a measure of the input noise to 
the A/D may be obtained. The output of the DAC under these conditions is shown below in 
Figure 6.2.1-1. The plot indicates that the converter is giving an output which is primarily 
switching between two adjacent values. Occasionally, the output is one more LSB away in 
1 
either direction. This places the total input refemd noise at somewhere around 2 to 1 
Omut  N& 
The next level of testing includes the accumulator. For this test, the input to the A D  
convener was shorted and 8192 samples were taken. A plot of the output with the dc 
portion removed is shown below in Figure 6.2.1-2. The amplitude scale is in least 
significant bits at the 20- bit level. 
3 A / '  Converter Output Noise I 
Time (seconds) 
Fieure 6.2.1-2: A D  Out~ut with Grounded I n ~ u t  
From the plot in Figure 6.2.1-2, the AID converter exhibits around 1 LSB of noise 
at the 20-bit level. An item of interest is the spectral content of the output noise. The 
spectrum command in MATLAB was used to obtain an estimate of the power spectral 
density. The Welch method of power s p t r u h  estimation is used by spectrum. In order 
to obtain a smoother plot, 16 data records were collected and their spectrums were averaged. 
The result is shown below in Figure 6.2.1-3. Components at the line freque~cy and its 
harmonics are clearly present. Additionally, a component at around 220 Hz is present. Its 
origin is urlknown at this time. With the exception of the components noted here, the noise 
is largely white. 
A/D Converter Noise Power Spectral Density 
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Figure 6.2.1-3: A/D Outout Power Smtral Densitv with Grounded In~ut  
At this time the source of the line frequency noise has not been determined. Two 
HP6291A dc supplies were used for the f 15 volt supplies for the A/D evaluation board. 
The +5 volt supply was obtained by regulating down the et15 volt supply with a LM350 
3-tenninal regulator. Similarly, the -5 volt supply was obtaind from the -15 volt supply 
using a LM7905. The line frequency noise present in the A D  output may be either 
capacitively coupled into the system or due to ripple in the power supply. 
6.2.2 Linearity 
In order to determine the linearity of the A/D converter with any accuracy, a 6 or 7 
digit voltmeter or a very high precision 6 or 7 digit adjustable voltage reference is required. 
Unfortunately, neither of these items were available. The ADC701 A/D converter and 
SElC702 sample and hold are both highly linear. Together, they have a total nonlinearity of 
f.001596. Given the lack of appropriate test equipment the A D  linearity wasn't measured. 
63 Complete System 
6.3.1 Noise Performance 
As in section 6.1.1, the performance sf the complete system (probe circuit and A.43) 
was measured with a fixed capacitor on the probe circuit board, with a fixed capacitor at the 
end of a cable, and with the probe fixture. The data collection program described in 
Appendix ID was used to collect data records of 8192 samples each. The output of the 
system with a fixed capacitor on the probe circuit board is shown below in Figure 6.3.1-1 
and Figure 6.3.1-2. The two plots represent the "best" looking data record and t!le 
"worst" looking record. The output of the probe circuit is dlrectly coupled to the A D  
board in these plots. 
6 Complete System Output Noise \ I 
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e 6.3.1 - 1 : C o ~ l e t e  Sy~tem Qlltput Nolse -- Best P1a 
Compleie System Output Noise 
81 ; 1 
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M I  6.3.1-2: Com~lete Svstem Out~ut Noise--Worst Ploi 
The plots shown above shaw a noise level of around 4-5 LSBp.p The rtoise contains a 
large line frequency component. This is evident ,,"in the power spectral density sh9wn 
be lo^ in Figwe 6.3.1-3 or the time domain plor in Figure 6.3.1 -4. The spectral density plot 
was obtain in the same manner described in Section 6.2.1. 
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The tests presented above were repeated with the outpllt of the probe circuit ac coupled to 
the A/D baud. A .O8 Hz lower comer frequency was used. The resulting time d,omain 
noise is shown in F~gure 6.3.1-5 and Figure 6.3.1-6. 
4 ,  Complete System Output Noise 1 
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-re 6.3.1-5: Com lete System Out~ut Noise--AC Cou~led. Best Plot 
Complete System Output Noise 6 r  I 
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figure 6.3.1-6: Complete Svstem Output Noise--AC Cou~led. Worst Plot 
The estimated power spectral density of the output is shown below in Figure 6.3.1-7. 
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e 6.3.1-7: Com~lete Svm-e Power Wcaal Densitv--AC Coupled 
The next test was to place the fixed capacitance at the end of a cable and repeat the test. 'fie 
time domain waveform is shown below in Figure 6.3.1-8. As can be seen in this plot, a 
severe amount of low frequency noise has been introduced. 
20, Complete System Output Noise 1 
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Firmre 6.3.1-8: Com~lete Svstem Out~ut Noise--Fixed Ca~acitance at End of Cable 
The power spectral density is shown in Figure 6.3.1-9. 
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6.3.1-9: Com~-ise PSD - - Fixed C m w  e 
From the power spectral density plot shown above, it is clear that the added noise is 
almost entirely low frequency in nature. As mentioned earlier, it is possible that the poor 
performance may be do to vuiations in  the cable. Do ta time constraints, it was not possible 
to verify this. 
6.3.2 Linearity 
In order to perform the linearity testing, the calibration fixture shown i l l  Fikure 
6.3.2-1 was used. The fixture was provided by Dave Batchelder and John Murphy at 
UNCC. Initially, the probe mount is not attached to the micrometer shaft. To assemble the 
fixture, the micrameter is attached to the top piece of the fixture and the probe is bolted to 
the probe mount. Then, the micrometer is set for the reading that is to correspond to zero 
displacement. Finally, the probe mount is filled with epoxy and the micrometer assembly is 
bolted down on top. The Styrofoam applies pressure to thz probe while the epoxy is drying 
to insure that it is parallel to the target surface. Additionally, the Styrofoam helps reduce the 
mechanical backlash during testing. The micrometer used is made by Mitutoyo and has a 
2.5 mm range of mo t i~n  with a resolution o f .  1 micron. 
( + Micrometer 
Screw 
e 6.3.2- 1 : C w i o n  Fixture 
The electronics were designed for use with a larger area (2x) probe than the probe 
that was eventually avallahle. In liu of waiting for a larger area probe, the smaller one was 
operated in two different rangcs. First, a reference c~pacitance of -6 pF and a reference 
current of -.25 mA were. used to divii: fclr a 100 n ' ron range.. Using the salibration 
fixture described above, the probe was stepped through its 100 micron range in increments 
of 1 micron. A plot of the output of the system as a function of the probe di ;placement is 
shown in Figure 6.3.2-2 Additionally, a best fit suaight line is plotted on top of the actual 
data. Since the system is very linear, deviations from the ideal are not evident from this plot. 
In order to determine the lineality of the syslem, the straight line was subtracted from the 
actual data. The resulting error is shown in Figure 6.3.2-3. As seen in this plot, the 
deviations from a straight line correspond to roughly . I .  micron which is the linrit of the 
mechanical apparatus. This means that the linearity is at least - . I % .  If a more accurate 
nurnber is desired, a more precise test fixture is required. 
6.3.2-2: Omut vs. D w n t  -- 100 M 
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6.3.2-3: N o w v  - .. 1 0  M b n  R a w  
Since a larger probe area is desired, the linearity te*;t was repeated with thc probe 
operating in the 25 micron to 75 micron displacement range. In terms of the capacitance 
range, this is equivalent to a probe with twice the area being opzrated from 50 micnms to 
150 microns. The output as a function of displacement is shown in Figure 6.3.2-4. Once 
again, the data and a best fit straight line are shown. 'Ine residual error is shown in Figure 
6.3.2-5. This time, a qiladratic conlponent to the error is clearly visible. The linearity is 
only about -4% as opposed to roughly .1% as in the case where the probe is operated from 
50 microns to 150 microns. 
Displacement (microns) 
0 Micron Ran= 
Nonlinearity 
Displacement (microns) 
F&g 6.3.2-5: N0-t~ -- 50 Micron Ra 
"& 
The nonlinearity observed in Figure 6.3.2-5 mny be attributed to several sources. If 
the reference capacitor is not linear, then a nonlinearity will be introduced in the output. 
Since the two charge pumps are operating at different current levels, the errors caused by the 
diode forward drops will be different. Additioual!y, if the pmbe guard drive is not ideal, a 
nonlinearity will be introduced. 
6.4 Summary 
While still having a few bugs, the experimental prototype shows great promise for 
very low noise instrumentation. When the variable capacitance is located on the circuit 
board, the noise level is around 30 pVp-p in the .1 to 300 Hz frequency range. 
Unfortunately, a relatively large amount of drift is inhoduced when the variable capacitance 
is moved to the end of a cable. Additionally, the line frequency interference become quite 
severe when the probe and fixture are conclected to the circuit. rfirough careful shielding 
and grounding, this problem should eliminated. 
The A/D converter displays an equivalent input noise of less than 1 LSBRMs at the 
20-bit level. The noise in the A/D has a strong line Frequency component. Through the use 
of a better power supply and careful shielding, the interference noise should be eliminated. 
The linearity of the AID was not tested due to lack of accurate enough test equipment. 
The complete system exhibits a nonlinearity of less than .5% for large capacitances 
and less than . l %  for sma!ler capacitances. The exact source of the nonlinearity is not 
known at this time. It is quite possible that the .5% nonlinearity observed with larger 
capacitances was due to nonlinearities in the reference capacitor. 
Conclusions and Recommendations 
7.1 Summary 
Several approaches to the drive electronics for a capacitive based transducer have 
been examined. The approaches may be classified in to three broad categories. The 
oscillator class of circuit gives an output frequency that is a function of the unknown 
capacitance. The relaxation oscillator, while conceptually simple, is not well suited to low 
noise measurements. Resonant oscillator; have the disadvantage of a reduced sensitivity to 
changes in capacitance. Two varieties of charge pumps have been considered. The charge 
pump circuits offer the advantage of being able to use an RF drive and hence produce a 
larger signal current. The main disadvantage of the diode based charge pumps is the 
thermal variations of the diodes. The final class of drive electrorlics considered is the ac 
bridge type circuit. This approach hils the advantage eliminating the diodes. A major 
challenge in the design of an ac bridge circuit is the requirement for a very low noise 
excitation source. Additionally, the drive frequency is limited. 
A noise model for each of the charge pumps and the bridge circuits has been 
developed. Using the model for the transformer coupled charge pump, a system with fairly 
predictable rroise performance has been designed. When the variable capacitance is located 
on the probe drive circuit board, the noise level has been demonstrated to be around 5 
~ V W S  with an output range o f f  10 volts. When the variable capacitance is moved to the 
end of a cable, the low frequency drift is increased to an unacceptable level. Although the 
exa,ct reason for the increased drift has not yet been determined, it is likely a result of 
variations in the cable properties. 
As part of the system, a 20- bit A D  converter with a delay of a few mil1iseco;lds has 
been designed. The A/D converter which is based on averaging 512 samples from a 16-bit 
commercially available converter has demonstrated an equivalent input noise level of less 
than 1 LSBms on the %bit level. 
The overall system has demonstrn,ted a linearity of better than . l% from 
displacement in to digital out when operated over a 50 to 150 rr+---on range. When the 
system is operated aver a 25 to 75 micron range, the linearity is reduced to -.5%. The weak 
1 point in the system is a large amount of either thermal drifting or 7 noise. If this issue can 
be corrected, then the system may be used for very high performance capacitive st .lsing. 
7.2 Recommendations for Further Work 
As a starting point for further research, the system presented in this thesis should be 
constructed on a printed circuit board with a ground plane. Care should be taken to isolatc 
RF currents in the ground and pcwer supplies from rest of the circuit. -4s part of this 
precaution, the air care inductor used in the oscillator circuit should be replaced with an 
inductor which confines the magnetic fields to its inrerior. This would involve, using either a 
toroidal or pot core. When ihe circuit board is being laid out, the 10 volt reference used in 
the probe circuit should be connected to the reference input on the AID converter. 
Additionally, a precision reference capacitor should be used. The reference capacitor should 
have a very low temperature coefficient as the drift of !he circuit can be no better than that of 
the reference capacitance. Care should also be taken to select a reference capacitor with a 
low voltage coefficient to preserve the linearity of the system. 
In addition to the layout, construction, and precisi~n component issues mentioned 
above, the power supply should be improved. The supply presented in Appendix IV should 
be adequate if additional heatsinking is employed. The +5 and f 15 volt supplies for the 
digital accumulator should be separate from the main f 15 volt supply to avoid coupling 
noise through the power supply. The required digital supplies may be obtained by adding 
additional regulated outputs to the supply. 
With the improved layout and power supplies, the equivalent input noise to the AID 
converter should be: reduced. At this point it will probably become necessary to add the 
dither circuit described in Chapter 5. This addition is needed to assure that the A D  input is 
always changing by a few LSB1s to decorrelate the quantization noise from the input signal. 
If further reductions in the noise level are required, the most promising approach is 
to increase the probe current. This may be done in a number of ways. First the probe 
capacitance may be increased by using a larger area probe or using a dielectric material in  
the gap. The other approach is to use a step up transformer at the output of the oscillator 
buffer. By using a larger drive voltage, a higher current will result. With the small gaps that 
are being used with this probe, care should be taken to not exceed the breakdown field of 
the dielectric. I t  appears that the low frequency drifting that was observed with a fixed 
capacitance at the end of a cable, may be due to thermal variations in the cable. If this is the 
case, then some cancellation may be possible by putting the reference capacitance and 
diodes inside of the probe. An additional benefit of this approach is that the diodes can be 
forced to be i n  close thermal contact. This would have the effect reducing thermal 
variations. Two disadvantages to putting the reference capacitance in the probe are the 
requirement for more conductors in  the cable and the difficult involved with changing 
reference capacitances. 
Some tests that should be performed on the system in addition to the ones presented 
here include: a more careful thermal characterization of the circuit, noise testing of the probe 
in a mechanically and thermally stable environment, and more accurate linearity testing 
using an interferometer. 
A1 Oscillator Dynamics 
A l . l  Circuit Overview 
The oscillator circuit is a Colpitts oscillator and is shown below in Figure A l .  1 - 1. 
The amplitude of the oscillations is determined by the control voltage, VC, which sets the 
bias current in the differential pair. 
Figure A 1.1-1 : Col~itts Oscillator 
A1.2 Linear Analysis 
A small signal model for the Colpitts oscillator is shown below in Figure A1.2-1. 
The transistor differential pair has simply been replaced by an ideal transconductance. In 
the frequency range of interest, the r,'s of the transistors are large compared to the 
impedance of C2 and hence have been omitted. Resistors RS and Rp model all losses 
present in the circuit. 
Figure A 1.2- 1 : Oscillator Small Si~nal  Model 
Noting that the dependent current source is controlled by its own terminal voltage, it may be 
replaced by a resistance with value 
The transconductance, g, is that of the complete differential pair and is equal to one half the 
transconductance of each transistor. Note that the resistance is negative. The equivalent 
circuit is shown in Figure A 1.2-2. 
Figure A 1,2-2: Simplified Small Si~nal Model 
From the characteristic equation, (A1.2-2), it is evident that the poles may be placed 
precisely at a by varying the bias current through the differential pair. The capacitance, m 
C, is the total capacitance of the circuit and is to a very good approximation equal to C1. 
We are now in a position to determine the small signal transfer function from the 
control voltage to output amplitude for the circuit of Figure A 1.1-1. Assume that g, has 
been adjusted to place the poles precisely on the jo-axis. Now consider small variations in 
g, mund the nominal value. 
8, = G, + A 8 M  
The characteristic equation h o m e s  
This places the poles of the system at 
Assume the system is oscillating with an initial amplitude, EA. The form of the response is 
given by (A1.2-6). 
EA e"' sin(w,t) (~1.2-6)  
where cx is the real part of the poles given in (A 1.2-5). Using a Taylor series expansion and 
disregarding the higher order terms, the envelope of the output signal is 
Since the response to a step in the input, Ag,, is a ramp in the output, the linearized transfer 
function is simply an integration and is given by (A1.2-8). VA is the amplitude of the 
output oscillations. 
The transfer function given in (A1.2-8) can be rewritten in terms of the peak-to-peak 
amplitude as opposed to the peak amplitude. The result is 
The complete transfer function from control voltage to peak-to-peak output amplitude is 
easily obtained by recognizing that the tola1 cinuit transconductance is -h where VT is the 4 VT 
thermal voltage. 
A 1 3  Nonlinear Analysis 
The linear analysis given in Section A1.2 predicts a transfer function from changes 
in the control voltage to output amplitude which is a pure integration. In reality, the 
nonlinearity of the transistors will cause the dc gain to be finite. At high frequencies, the 
linearized model is still valid. It is possible to predict the dc gain using describing function 
analysis. See [Roberge 751 for a treatment of describing functions. 
The relationship between input voltage and output current of the differential 
transistor pair used is 
The describing function transconductance is the ratio of the amplitude of the fundamental 
component of the output current to the amplitude of the input voltage for a sinusoidal input. 
The describing function transconductance is then 
E is the amplitude of the input voltage. It is useful to define a constant, k, which represents 
the change in the effective transconductance of the differential pair as a function of the input 
The effective transconductance of the circuit, gmcff, is simply k times the small signal 
transconductance. A plot of k versus input amplitude is shown below in  Figure A 1.3- 1. 
The dc gain of the oscillator may be calculated in the following way. It is assumed 
that the Q of the tank circuit is independent of the operating point. Under that assumption, 
the effective transconductance should remain constant as the control voltage varies. This is 
stated mathematically by 
Expanding (A 1.3-4) gives 
Where Vm is the amplitude of the input to the differential pair. Defining the derivative of k 
and the dc gain as 
dc gain = avo,, -, 
avc 
the dc gain may be solved for. The result is given by (A 1.3-8). The dc voltage across RE 
in the circuit of Figure Al .  1-1 is VRE, VT is the thermal voltage, and Q is the Q of the tank 
circuit. 
k A plot of - as a function of the input voltage to the differential pair is shown below in 
k' 
Figure A 1.3-2. 
I 
.3-2: k/k vs. Differ& Pair Inuut V o u q  
A1.4 Complete Dynamic Model 
The results of the linear and nonlinear analyses presented here can be combined to 
obtain a good model for the response of the oscillator. A single pole transfer function 
whose dc gain is obtained via the describing function method and whose high frequency 
gain is determined from the linearized analysis will do a good job of predicting the oscillator 
behavior. The complete transfer function from control voltage to peak-to-peak output 
amplitude is 
The constants, A and 7, are given by (A 1.4-2) and (A 1.4-3). 
Note that the dc gain is very dependent on the operating point. Figure A1.4-1 shows the 
variation for the part values shown in Figure A1 . l -  1 .  
Vout (peak-to-peak) 
&ure A 1.4-1: DC Gain vs. Peak-to-Peak Oumut Yoltage 
The pole frequency as a function of peak-to-peak output voltage is shown below in Figure 
A 1.4-2. 
Vout (peak-to-peak) 
re A 1 4-2: Pole Loca on vs. Peak-to-Peak Ou 
A 2  Digital Accumulator 
A2.1 Accumulator Schematics 
Complete schematics for the digital accumulator are shown in Figures A2.1- 1, A2.1- 
2, and A2.1-3. The assembly code for the 68HC705Kl microcontroller is given in section 
A2.2. 
Figure A2.1- 1 : Accumulator Control Circuit 


A2.2 68HC705Kl Assembly Program 
DAN2. asm Assembled with IASM 04/17/1993 21:02 
;program t'jegins a t  l o c a t i o n  
$0200 
rom 
3 
4 
5 i n i t  
6 
7 
8 
9 
10 
11 
12 
13 
14 i n i t i o  
15 
16 
17 
0200 A6FF 
0202 5F 
0203 B704 
0205 B700 
0207 BFOl 
0209 B705 
020B 1001 
020D 1201 
Ida  
c l r x  
s t a  
s t a  
s t x  
s t a  
b s e t  
b s e t  
; s e t  t h e  p o r t  d i r e c t i o n s  
; c l e a r  t h e  x  r e g i s t e r  
; p o r t  a  - a l l  ou tpu t s  
; p o r t  a  - a l l  1 ' s  
; s e t  ADS=WR-0 
;por tb=outputs  
; ADS-1 
; WR-1 
ddra 
p o r t a  
p o r t b  
ddrb  
0, p o r t b  
1, p o r t b  
Ida 
s t a  
b c l  r 
#$30 
p r t a  
0 ,por tb  
;set up f i r s t  UART address  
; 
; s t r o b e  ADS t o  l a t c h  t h e  UART 
address  
I 
; d a t a  t o  set  UART p a r i t y ,  
da ta ,  and s t o p  b i t s  
, 
;c lock da ta  i n t o  UART 
; 
b s e t  
1 da 
0, p o r t b  
#$83 
s t a  
bc l  r 
b s e t  
p r t a  
1, p o r t b  
1, p o r t b  
021F SF 
0220 BFOO 
0222 1101 
0224 1001 
0226 A602 
c l  rx 
s t x  
b c l r  
b s e t  
1 da 
; address=OO 
;send ou t  address  
; st robe ADS=O 
;ADS-1 
; se t  baud d i v i s o r u 2  (57600 
baud) 
; send LSB1 s of baud d i v i s o r  
; s t r o b e  WR=O 
; WR-0 
; a d d r e s s  = 0 1  (£01 M S B 1 s  of 
baud d i v i s o r )  
; send address  
; s t r o b e  ADS=O 
; ADS=l 
; send out  0 ' s  t o  p o r t a  ( t h e  x 
r e g i s t e r  s t i l l  
;has  zeros  i n  i t  from above 
; s t  robe WR=O 
; WR-1 
; address  i s  3 
;send out  address  
; s t r o b e  ADSmO 
; ADS61 
r e s t o r e  DLAB-1 on UART 
I 
; s t r o b e  WR-0 
: WR-1 
p r t a  
0, p o r t b  
0, p o r t b  
#SO2 
p r t a  
1, p o r t b  
1, p o r t b  
#$lo 
s t a  
b c l r  
b s e t  
Ida 
0230 8700 
0232 1101 
0234 1001 
0236 BFOO 
s t a  
b c l r  
bse t  
s t x  
p r t a  
0, p o r t b  
0, p o r t b  
p r t a  
bc l  r 
b s e t  
Ida 
s t a  
b c l r  
bse t  
Ida 
s t a  
b c l r  
b s e t  
1, por tb  
1, p o r t b  
#$30 
p r t a  
0, p o r t b  
0, p o r t b  
#$03; 
p r t a  
1, por tb  
1, p o r t b  
; a d d r e s s  i s  1 t o  s e t  UART 
i n t e r r u p t s  
I 
; s t r o b e  ADS=O 
; ADS-1 
;TMBE i n t e r r u p t  enabled  
s t a  
bc l  r  
b s e t  
Ida 
p o r t a  
0, p o r t b  
0, p o r t b  
#$02 
0276 1001 73 
7 4 
7 5 
0278 OAOOFD 76 waitmac 
027B 1900 77 rdav 
027D 1800 78 
7 9 
027F ODOOFD 80 waitdav 
8 1 
0282 1000 82 
8 3 
0284 OFOOFD 84 waitbO 
8 5 
0287 1301 86 
0289 1201 87 
028B 1100 88 
028D 1200 89 
9 0 
028F OFOOFD 91 waitbl 
029D 1301 98 
029F 1201 99 
02A1 1500 100 
02A3 1600 101 
102 
02A5 OFOOFD 103 waitb3 
sta porta , 
bclr 1,portb ;strobe WR=O 
bset 1, portb ; WR=1 
sta 
bclr 
bset 
Ida 
sta 
bcl r 
bset 
#$40 ;address for Modem control 
register 
porta I 
0, portb ; strobe ADS=O 
0, portb ;ADS=l 
#SO4 ; activate out 1 
porta 8 
1, portb ; strobe WR=O 
1, portb ; WR-1 
Ida #$IF ;set the porta data direction 
sta ddra f 
Ida #$I8 ;select chip 4 
ata porta I 
bclr 0,portb ;strobe ADS50 to set the UART 
to send 
bset 0,portb ;ADS=l and also enable U3 
brset 5,porta,waitmac ;wait for the MAC to 
go low 
bclr 4,porta ; reset DAV 
bset 4,porta ; 
brclr 6,porta,waitdav ;wait for DAV to go 
high (data ready) 
bset 0,porta ;enable byte0 
brclr 7,porta,waitbO ;wait for TMBE to go 
high (UART ready) 
bclr 1,portb ;strobe WH=O to send byte0 
bset 1, portb ; WR-1 
bclr 0,porta ;disable byte0 
bset 1,porta ;enable bytel 
brclr 7, porta, waitbl ;wait for TMBE to go 
high (UART ready) 
bclr 1,portb ;strobe WR=O to send bytel 
bset 1, portb ; WR=1 
bclr 1,porta ;disable bytel 
bset 2,porta ;enable byte2 
brclr 7,porta,waitb2 ;wait for TMBE to go 
high (UART ready) 
bclr 1,portb ;strobe WR=O t.0 send byte2 
bset 1,portb ;strobe WR=l 
bclr 2,porta ;disable byte2 
bset 3, porta ;enable byte3 
brclr 7,porta1waitb3 ;wait for TMBE to go 
high (UART ready) 
bclr 1,portb ;strobe WR=O to send byte3 
bset 1, portb ; WR=1 
bclr 3,porta ;disable byte3 
bra waitmac ;return to beginning of the 
loop. 
Symbol Table 
INIT 
INITIO 
RDAV 
WAITBO 
WAITBl 
WAITB2 
WAITB3 
WAI TDAV 
WAI TMAC 
org vec tors  ;vec tors  begin a t  S03F8 
fdb rom ; t h e r e  i s  no t imer  i n t e r r u p t  
s e r v i c e  rout ine  
fdb rom ; there  i s  no ext.erna1 ISR 
fdb rom ; there  i s  no swi ISR 
fdb i n i t  ; r e s e t  vec tor  
A 3  Data Collection Program 
A3.1 Program Description 
The program in this appendix is used to facilitate testing of the A/D converter and 
accomulator. It was compiled using Think's Lightspeed C v5.0 on an Apple Macintosh 
IIci. The program prompts the user for a number of data points and an output file name. 
Then the specified amount of data is read in through the serial port and stored in a 
MATLAB compatible file. The data may then be analyzed using MATLAB. 
This program receives data coming in from the modem port 
and outputs the data in a MATLAR compatible file. To read 
in the data, use "load filename" from MATLAB 
It negates the DTR line on the serial port and pauses for 
a couple of seconds to let the accumulator board synchronize 
then the DTR is asserted. This tell8 the accumulator board 
to begin collecting data. The data comes in a number of 8 
bit bytes set by DATABYTES below. It is assumed that the 
least significant byte comes first. 
/ *  this program is based on two similar programs, * / 
/ *  Serialportprogram does the same thing with the exception that * / 
/ *  it only handles 1 byte data. GetSerialData and its wide * / 
/ *  version monitor the data coming in from the serial port and * / 
/ *  display it on the screen. * / 
/ *  This program is (6 1993, Dan McMahill. All rights reserved. * / 
/ *  Although its unlikely that it would be useful to anyone else, * / 
/ *  I give anyone and everyone permission to use any portions of * / 
/ *  this code as long as they don't try and prevent others from * / 
/ *  doing the same. * / 
#def ine DATABYTES 4 
Xdef ine BAUD baud57600 
Xdef ine DATABITS data8 
Xdef ine STOPBITS stop10 
Xdef ine PAR1 TY noparity 
/ *  if the cormnunications settings above are modified, the * /  
/ *  SETTINGS string below should be updated * /  
#define SETTINGS "57600 baud, 8 data bits, 1 stop bit, no parity, 
4 byte wide dataw 
ldef ine XONCHAR 0x11 
#def ine XOFFCHAR 0x1 3 
Xdef ine OUTDRIVER "\p.AOut" 
Xde f ine INDRIVER "\p.  AInn* 
Xdef ine NEGATEDTR 18 
Xdef ine ASSERTDTR 17 
Xdef ine PAUSE 1 
#define INITSIZE 100 
i* Functions * /  / ************* /  
void 
OSErr 
OSErr 
Size 
void 
void 
OSErr 
void 
OpeningInfo (void) ; 
SerialInit (void) ; 
AllocateBuffer(Size); 
GetUserInfo (void) ; 
HouseKeep (void) ; 
SendBufferToFile(Size); 
GetSerialData(Size * ) ;  
Pause (long) ; 
/************* /  
I* Globals * /  /*************I  
unsigned char *gInBuf; 
Ptr gSerialBuf ferPtr; 
short gInRefNum, gOutRefNum; 
FILE *gOutputFilePtr; 
Boolean gDone; 
void main (void) 
( 
OSErr err; 
short KeyPressed; 
Size buffersize, i; 
gDone - false; 
/ *  print out program title and basic information * /  
/ *  initialize the serial port *I 
gInRefNum=O; 
gOutRefNum=O; 
if ( (err-SerialInit 0 ) ) 
( 
printf("the serial initializations have failed id %dW,err); 
gDone = true; 
1 
I* main loop * /  
while(gDone == false) 
t 
buffersize = GetUserInfoO; 
if (buffersize -- 0 ) 
t 
gDone true; 
I 
else 
t 
/ *  allocate a new buffer * /  
AllocateBuf fer (buffersize) ; 
/ *  read in data * /  
printf("\nReceiving Data (%lu %d-byte 
points) . . . \nw, 
bufferSizet/DP.TABYT~S,DATA~YTES); 
if ( (err = GetSerialData (&buffersize) ) ) 
( 
printf("\nUnable to get data id %d ",err); 
HouseKeep ( ; 
exit 0 ;  
I 
/ *  dump data to output file * /  
printf (I1Received %lu bytes, (%lu %d-byte data 
points) \nu, 
/ *  close the output file * /  
fclose (g0utputFilePtr) ; 
HouseKeep ( ) ; 
printf (I1\n\nPress <Return> to Exit. . . . \n\nql) ; 
1 
/ *  Requires: SETTINGS (a string with comunications port settings that 
is #defineld at the beginning of the 
program * /  
/ *  Modifies: nothing * /  
/ *  Effect: prints out some basic information * /  
void Openingfnf o (void) 
( 
printf ("\n\nDant s Serial Port Program") ; 
printf ("\no 1993, Dan McMahillN) ; 
printf("\nAll rights reserved.\n\nW); 
printf('\n\nThis program reads data from the serial port and"]; 
printf("\nsaves it in a MATLAB compatible file. To load the"); 
printf ("\ndata into MATWB, enter load filname at") ; 
printf("\nthe MATLAB prompt. The data will now be in a vector"); 
printf("\nnamed filename.\nm); 
printf ("\n%s\n", SETTINGS) ; 
1 
/ *  Requires: the following constants are #defineld at the start of the 
program BAUD, DATABITS, STOPBITS, PARITY, 
INDRIVER, OUTDRIVER, FALSE, XONCHAR, 
XOFFCHAR, INITSIZE, ASSERTDTR, NEGATEDTR, 
PAUSE. The following globals are also 
required: gInBuf, gInRefNum, gOutRefNum*/ 
/ *  Modifies: gInBuf -- sets to pointer to newly allocated input 
buffer 
gInRefNum -- sets ta input port reference number 
gOutRefNum -- sets to output port reference number * /  
/ *  Effect: SerialInit opens the serial drivers, allocates an input 
buffer, and initializes the driver. The 
handshaking and communications protocols 
are hard coded into the routine for now. 
Should make these user setable later. 
Negates the DTR line on the modem port*/ 
OSErr SerialInit (void) 
I 
OSErr err; 
SerShk flags; 
Ptr buf; 
Ptr csParamPtr; 
/ *  Open Serial Drivers * /  
if((err = OpenDriver(INDRIVER, hgInRefNum))) 
return err; 
if((err = OpenDriver(OUTDRIVER, &gOutRefNum))) 
return err; 
/ *  Reset both input and output, and assign communications protocols * /  
if ((err = SerReset (gInRefNum,B:.UD + DATABITS + STOPBITS + 
PARITY) ) ) 
return err; 
if((err = SerReset(gOutRefNum,BAUD + DATABITS + STOPBITS t 
PARITY) ) ) 
return err; 
/ *  allocate an input buffer and assign to input driver * /  
if ( !  (gSerialBufferPtr = NewPtr (INITSIZE) ) ) 
return MernError ( )  ; 
if (err = SerSet~uf (gInRefNum,gSerialBuffer~tr, INITSIZE) 1 
return err; 
/ *  Set handshaking for the input driver * /  
flags.fX0n = FALSE; 
flags.fInX = FALSE; 
flags. x O ~  = XONCHAR; 
flags. x0f f = XOFFCHAR; 
if ( (err SerHShake (gInRefNum, &£lags) ) ) 
return err; 
/ *  negate the DTR line and pause for PAUSE seconds*/ 
Control (gInRefNum, NEGATEDTROaramPt r) ; 
Pause (PAUSE) ; 
/*  allocate an input buffer * /  
if(! (gInBuf = (unsigned char * )  NewPtr(IN1TSIZE))) 
return MemError ( )  ; 
return noErr; 
1 
/ *  Requires: gInBuf*/ 
/ *  Modifies: gInBuf -- sets to pointer to newly allocated input buffer 
* / 
/ *  Effect: Disposes of buffer allocated to gInBuf then allocates and 
assigns a bkrffer of size buffersize to 
gInBuf. * /  
OSErr AllocateBuffer(Size buffersize) 
I 
Ptr buf; 
OSErr err; 
/ *  release current buffer * /  
/ *  allocate a new buffer of size bufi,>rSize and assign to gInBuf * /  
if ( !  (gInBuf = (unsigned char * I  NewPtr (buffersize) ) ) 
return MernError ( 1  ; 
1 
/ *  Requires: gDone, gOutputFilePtr * /  
/ *  Modifies: gDone--sets it to true if 0 data points are selected 
g0utputFilePtr--sets to be a pointer to the newly 
opened output file.*/ 
/ *  Effect: Gets information from user on how many data points, output 
file name. A l s o  opens output file.*/ 
Size GetUserInfo(void) 
I 
Size buff erSizes0; 
char outputFileName[501; 
printf("\nHow Many Data Points (0 to exit)? "1;  
scanf("%lu",&bufferSize); 
if (buffersize == 0) 
( 
gDone - true; 
else 
( 
printf("0utput File Name? " ) ;  
scanf ( "%sl*, outputFileName) ; 
/ *  open output file * /  
gOutputFilePtr = fopen(outputFileName,"w"); 
/ *  verify that the file was opened ok * /  
if (g0utputFilePt r == NULL) 
( 
printf("couldntt open %s. Sorry ..... \~RET to 
exit ...", outputFileName); 
gDone = TRUE; 
buf ferSize-0; 
return(bufferSize*DATABYTES); 
1 
return (bufferSize*DATABYTES) ; 
/ *  Requires : gInRefNum, gOutRefNum,gInBuf*/ 
/ *  Modifies: gInRefNum--closes the driver referenced by gInRefNum 
gOutRefNum--closes the driver referenced by gOutRefNum 
gInBuf--deallocated the buffer pointed to by gInBuf*/ 
/ *  Effect: closes the serial drivers, releases the input buffer*/ 
void HouseKeep (void) 
( 
if (gInRef Num) 
CloseDriver(gInRefNum); 
/ *  Requires: an open file pointer, gOutputFilePtr, DATABYTES*/ 
/ *  Modifies: * /  
/ *  Effect: crunches the DATABYTES byte long data points into single 32- 
bit data points and then sends the new 
data to the output file pointed to by 
gOutputFilePtr * /  
void SendBufferToFile(Size buffersize) 
( 
unsigned long i, j; 
unsigned long total; 
printf("\nProcessing data and writing to output file . . .  \nW); 
for(i=O;i<bufferSize;it=DATABYTES) 
t 
total = 0; 
t 
total += gInBuf [it j] *pow (256, j) ; 
1 
fprintf (gOutputFilePtr, "$lu ",total) ; 
1 
/ *  Requires: ASSERTDTR, NEGATEDTR, gSerialBufferPtr, gInRefNum, gInBuf 
* / 
/ *  Modifies: gSerialBufferPtr--set to point to a newly allocated 
buffer 
gInBuf--the buffer it points to gets filled with 
data.*/ 
/ *  Effect: flushes the serial buffer, asserts DTR, gets new data and 
then negates DTR * /  
OSErr GetSerialData(Size *bufferSizePtr) 
( 
OSErr err; 
Pc r csParamktr; 
/ *  allocate an input buffer and assign to input driver * /  
if(! (gSerialBufferPtr = NewPtr(*bufferSizePtr))) 
return MernError ( )  ; 
if(err SerSetBuf(gInRefNum,gSerialBufferPtr,*bufferSizePtr)) 
return err; 
/ *  assert DTR to tell the accumulator board to start collecting data * /  
/ *  read in data * /  
(void) FSRead (gInRefNum, buf ferSizePtr, gInBuf) ; 
/ *  negate DTR to return the accumulator board to its waitmac routine * /  
Control (gInRefNum, NEGATEDTR, csParamPtr) ; 
1 
/ *  Requires: * /  
/ *  Modifies: * /  
/ *  Effect: pauses for length seconds * /  
void Pause (long length) 
long now, secs; 
GetDateTime (&now) ; 
while (secs<now+length) 
{ 
GetDateTime (&secs) ; 
1 
A4 Power Supply 
A4.1 Low Noise Power Supply Appendix 
Figure A4.1-1 shown the regulated power supply that was used for the probe circuit. 
Unfortunately without additional heatsinking, it is not adequate to power both the probe 
circuit 2nd the A/D circuit. In order to have very low ripple, a two stage regulator was used. 
The 7915 and 7815 provide a regulated f 25 volt supply. Discrete regulators were then 
used to provide +15 volts at the output. Commercially available 3-terminal regulators 
typically have very large amounts of noise on the output. This is due to the internal Zener 
refe~ences. In order to produce a much lower noise supply, a discrete Zener reference with 
a limited bandwidth was used. 
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